Complex Programmable Logic Devices Implementation of FFT Processor
CSTR:
Author:
Affiliation:

Clc Number:

TN492 TN911.72

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    In order to accelerate the working speed of a FFT processor, this paper presents a hardware structure of a FFT processor, which is suitable for CPLD , and the 128-point FFT single-chip processor is realized by means of FLEX10K CPLD and MAX+PLUS II software. The calculation time of the processor is less than 230uS. The research proves that the combination of CPLD and FFT increases the working speed of FFT processors and raise the level of application .

    Reference
    Related
    Cited by
Get Citation

唐治德 姚玉坤 等. FFT处理器的高密度可编逻辑器件实现[J].重庆大学学报,2001,24(3):80~82

Copy
Related Videos

Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:August 30,2000
  • Adopted:
  • Online:
  • Published:
Article QR Code