Implementation of FIR Filter Using High Density Programmable Logic Device
CSTR:
Author:
Affiliation:

Clc Number:

TN713.7

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    In order to accelerate the working speed of a FIR filter, the structure-optimized FIR filter, which includes a vector-multiplication that can efficiently reduce the numbers of multiplication and addition of tradition structure, has been deduced .The vector-multiplication can be realized easily by means of the LUT in HDPLD FLEX10K. Using development software of MAX+PLUS II, both parallel and serial parameteized FIR filter have been designed.

    Reference
    Related
    Cited by
Get Citation

唐治德 刘敏 等.用高密度可编程逻辑器件实现参数化FIR滤波器[J].重庆大学学报,2002,25(3):72~74

Copy
Related Videos

Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:December 15,2001
  • Adopted:
  • Online:
  • Published:
Article QR Code