FPGA Implementation of Pipelined FFT
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

TN911.6

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    A pipelined FFT processor designed for fast and real-time requirements with FPGA is introduced. This FFT processor can be used to real-time frequency analysis and its working frequency can reach to 75 MHz. The leakage error is reduced through multiply the sampled signal by a weighting window. In order to improve FFT's working frequency and economize FPGA resources, an algorithm of 1024-point complex to compute 2048-point real data is adopted. In addition, an approximate algorithm to compute module value of complex number is introduced.

    Reference
    Related
    Cited by
Get Citation

朱冰莲,刘学刚. FPGA实现流水线结构的FFT处理器[J].重庆大学学报,2004,27(9):33~36

Copy
Related Videos

Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:September 25,2003
  • Adopted:
  • Online:
  • Published:
Article QR Code