Rise Time Measurement System of Steep Pulse Based on Frequency Difference Multiply Technology
CSTR:
Author:
Affiliation:

Clc Number:

TM835.1

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    To accurately measure the ascendant time of a high-voltage steep pulse, the pace and precision of counter is highly challenged. The authors put forward the design of high-speed count system based on CPLD and DSP. In this system, the outer crystal oscillator of CPLD act as low-frequency clock whose frequency division and phase invertion are done by D-trigger group designed with CPLD, and finally,they get the counter with 200 MHz i. e. 5ns per period by the method of frequency difference multiply. The counting pace and precision are promoted, and meet the demand to measure the ascendant time of high-voltage steep pulse. It can be extended to measure the descendant time of pulse, pulse width and periods.

    Reference
    Related
    Cited by
Get Citation

王士彬 孙才新 杜林 米彦 姚陈果 李成祥.基于频差倍增技术的陡脉冲上升时间测量系统[J].重庆大学学报,2006,29(8):29~32

Copy
Related Videos

Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:April 13,2006
  • Revised:April 13,2006
  • Adopted:
  • Online:
  • Published:
Article QR Code