Disign and Implementation of Speaker Recognition System Based on FPGA
CSTR:
Clc Number:

TP391.42

  • Article
  • | |
  • Metrics
  • | |
  • Related [20]
  • |
  • Cited by [0]
  • | |
  • Comments
    Abstract:

    Aiming at the shortcoming of low recognition and training speed in embedded speaker - recognition system based on DS Phard-core processor, a new scheme of system based on FPGA and vector quantization principle is presented. In the speaker-recognition system based on the vector quantization and generation algorithm, a fitness parallel process hardware structure is presented by the scheme which consumes much less time than software processing while getting the fitness. The test shows that the system uses this method obtains both high recognition rate and higher speed in training and recognition.

    Reference
    Comments
    Comments
    分享到微博
    Submit
Get Citation

何伟,胡又文,张玲,陈方泉.基于FPGA的说话人识别系统设计与实现[J].重庆大学学报,2007,30(9):76~79

Copy
Share
Article Metrics
  • Abstract:690
  • PDF: 1146
  • HTML: 0
  • Cited by: 0
History
  • Revised:May 30,2007
Article QR Code