一种采用自切换电流电荷泵的时钟数据恢复电路
作者:
作者单位:

空军工程大学 防空反导学院

中图分类号:

TN453


A CDR equipped with a charge pump featuring automatic current switch
Author:
Affiliation:

Air and Missile Defense College,Air Force Engineering University

  • 摘要
  • | |
  • 访问统计
  • |
  • 参考文献 [18]
  • | |
  • 引证文献
  • | |
  • 文章评论
    摘要:

    本文设计了一款应用于28Gb/s高速串口接收机的快速锁定、低抖动时钟数据恢复电路。通过理论推导,构建了环路参数与环路稳定性能的数学模型,并以该模型为指导,完成了电路设计和环路参数优化;为了解决时钟抖动性能和锁定时间难以兼顾的问题,在比例-积分通路分离的电路结构中,设计了一种能够自动切换电流的电荷泵,实现了环路带宽的自动调节,使得环路能够兼顾低抖动和快速锁定两种优势。通过MATLAB仿真,获得了稳定因子对于环路稳定性的影响,验证了所建立数学模型的正确性;通过Cadence Spectre仿真,获得了不同情况下环路的锁定时间以及时钟的抖动性能。当环路中使用自切换电流电荷泵时,锁定时间约为450ns,抖动峰峰值为2.3ps。相较于使用传统电荷泵的CDR,锁定时间缩短了55%,抖动降低了52%。

    Abstract:

    This paper designs a fast-locking and low-jitter clock and data recovery (CDR) circuit which can be applied to a 28Gb/s high-speed serial receiver. Via theories-based derivation, we built a mathematical model between loop parameters and loop stability, designed circuits and optimized the loop parameters on that basis. In order to solve the problem that the jitter performance and locking time of the clock cannot be achieved at the same time, a charge pump featuring automatic current switch is installed in a circuit structure where the proportional path is separated from the integral path. In this way, automatic adjustment of the loop bandwidth is accomplished, which equips the loop with low jitter and fast locking. Using Matlab simulation, we identified the factors that influenced the loop stability and validated our mathematical model. Through the Cadence Sepctre simulation, the locking takes about 450 ns and the value of the jitter peak is 2.3 ps. Compared with a CDR equipped with a traditional charge pump, the new CDR has shortened the locking time by 55% and reduced the jitter by 52%.

    参考文献
    [1] 杨丽燕,刘亚荣,王永杰.2.488 Gbit/s时钟数据恢复电路的设计[J].半导体技术,2017,42(05):340-346+357.
    [2] 高宁,桂江华,吴江.一种改进型盲过采样时钟数据恢复电路[J].电子与封装,2017,17(12):23-25.
    [3] B. Razavi, "Challenges in the design high-speed clock and data recovery circuits," in IEEE Communications Magazine, vol. 40, no. 8, pp. 94-101, Aug. 2002.
    [4] P. Mehrotra, S. Maity and S. Sen, "An Improved Update Rate CDR for Interference Robust Broadband Human Body Communication Receiver," in IEEE Transactions on Biomedical Circuits and Systems, vol. 13, no. 5, pp. 868-879, Oct. 2019
    [5] A. M. Zaki, "Adaptive Clock and Data Recovery for Asymmetric Triangular Frequency Modulation Profile," 2019 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), Victoria, BC, Canada, 2019, pp. 1-6
    [6] Chenlong Hou, Ziqiang Wang, Ke Huang, Chun Zhang, Zhihua Wang.A 20 GHz PLL for 40 Gbps SerDes Application with 4 bit Switch-capacitor adaptive Controller[C]. 2014 IEEE International Conference on Electron Devices and Solid-State Circuits,2014.
    [7] Yiwu Tang, Ismail, M., Bibyk, S.. A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers[P]. Circuits and Systems, 2002.ISCAS 2002. IEEE International Symposium on,2002.
    [8] G. Wu et al., "A 1–16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 7, pp. 2511-2520, July 2016.
    [9] Yue-Fang Kuo, Ro-Min Weng and Chuan-Yu Liu, "A Fast Locking PLL With Phase Error Detector," 2005 IEEE Conference on Electron Devices and Solid-State Circuits, Howloon, Hong Kong, 2005, pp. 423-426.
    [10] Doi Y,Shibasaki T,Danjo T,et al. A 32 Gb /s data-interpolator receiver with two-tap DFE fabricated with 28-nm CMOS process. IEEE Journal of Solid-State Circuits,2013,48( 12) : 3258-3267Y.
    [11] Y. Tang, M. Ismail, and S. Bibyk,“A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers,”in Proc. IEEE International Symposium on Circuits and Systems, May 2002, vol. 4, pp. 787-790.
    [12] I. Hwang, S. Lee, and S. Kim,“A digitally controlled phase loop with fast locking scheme for clock synthesis application,” in Proc. IEEE International Solid-State Circuits Conference Digest Technical Papers,Feb. 2000, pp. 168-169. Letters, vol. 43,no. 11, pp. 624-626, May 2007.
    [13] J.-K Woo, D.-K. Jeong, and S. Kim, “Fast-locking CDR circuit with autonomously reconfigurable mechanism,” Electronics Letters, vol. 43,no. 11, pp. 624-626, May 2007.
    [14] F.-T. Chen and J.-M. Wu, “An extended phase detector 2.56/3.2Gb/s clock and data recovery design with digitally assisted lock detector,”in Proc. IEEE International Symposium on Circuits and Systems, May 2009, pp. 1831-1834.
    [15] Behzad.Razavi光纤通信集成电路设计[M].人民邮电出版社出版.2002:84.
    [16] Chao He and T. Kwasniewski, "Bang-Bang CDR''s acquisition, locking, and jitter tolerance," 2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), Montreal, QC, 2012, pp. 1-4.
    [17] R.C. Walker. Designing bang-bang PLLs for clock and data recovery in serial data transmission systems [M]. Phase-Locking in High- Performance Systems:2003, 34- 45.
    [18] J.D.H.Alexander,”Clock Recovery from random Binary Signals,” Electronics Letters, vol. 11, no. 22, pp. 541-542, Oct. 1975.
    相似文献
    引证文献
    引证文献 [0] 您输入的地址无效!
    没有找到您想要的资源,您输入的路径无效!

    网友评论
    网友评论
    分享到微博
    发 布
引用本文
分享
文章指标
  • 点击次数:633
  • 下载次数: 0
  • HTML阅读次数: 0
  • 引用次数: 0
历史
  • 收稿日期:2020-03-10
  • 最后修改日期:2020-07-21
  • 录用日期:2020-08-28
文章二维码